Roll No	
******	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

24327

B. Tech. (ECE) 6th Sem.

Examination - May, 2015

VLSI DESIGN					
Paper: EE-306-F					
Time :	Three Hours]	[Maximum Marks : 10	0		
have bee	n supplied the correct	andidates should ensure that the and complete question paper. Ne mtertained after examination.			
Note:	question from each	stions in all, selecting <i>on</i> Section including Q. No. ry. All questions carry equa	1		
1. (a)	Discuss the small MOSFET transistor.	signal equivalent Ckt of	a 5		
(b)	What are PMOS log	ic gate consideration ?	5		
· (c)	Explain different C-	MOS logic structures.	5		
(d)	Discuss different typ	pes of packages in VHDL.	5		
94997.5	800./D.31//0.01/151		•		

. 2	2.	(a)	Explain working of N-MOS depletion and N-
			MOS enhancement transistor. 10
		(b)	Discuss various steps involved in Bi CMOS
			fabrication. 10
	3.	(a)	Discuss MOS device design equations into these
			region. 10
		(b)	Discuss various 2nd order effects MOS Transistor
			Model. http://www.HaryanaPapers.com 10
			SECTION - B
	4.	Sho	w that pull up to pull down ratio ie Zp.u/Zp.d
			an n-MOS inverter driven by another n-MOS
		inv	erter is 4:1. 20
	5.	(a)	Discuss various alternative form of Pull-up. 10
		(b)	Discuss briefly Super buffers Bi CMOS and
			steering logic. 10
			SECTION -C
	6.	Dis	cuss about the concept of two phase clocking. Also
			olain problem of clock skew. 20

 Explain the Basel stipler structure in detail also discuss two input C-MOS NAND gate.
 20

SECTION - D

- 8. Write short notes on the following: 10 + 10 = 20
 - (a) PLA and PAL
 - (b) FSM.
- 9. Discuss the different types of operators subprograms and Test benches in VHDL.20

http://www.HaryanaPapers.com

Whatsapp @ 9300930012 Your old paper & get 10/-पुराने पेपर्स भेजे और 10 रुपये पार्ये, Paytm or Google Pay से